Design Verification Principal Engineer salary at Marvell Semiconductor, Inc.
Based on 7 certified work-visa filings, the median filed wage is $205,000. That is 0% above the $205,000 median across all employers filing this title.
- Median
- $205,000
- 25th pct
- $183,500
- 75th pct
- $205,000
- 90th pct
- $209,800
- Filings
- 7
Individual filings
Certified determinations for this role
| Location | Wage | Prevailing | Level | Visa | Decided |
|---|---|---|---|---|---|
| Austin, TX | $162,000 | $161,179 | IV | H-1B | Aug 19, 2025 |
| Santa Clara, CA | $217,000 | $216,091 | IV | H-1B | Aug 8, 2025 |
| Santa Clara, CA | $205,000 | $204,901 | IV | H-1B | Feb 18, 2025 |
| Santa Clara, CA | $205,000 | $204,901 | IV | H-1B | Jan 24, 2025 |
| Santa Clara, CA | $205,000 | $204,901 | IV | H-1B | Dec 2, 2024 |
| Santa Clara, CA | $205,000 | $204,901 | IV | H-1B | Oct 15, 2024 |
| Westborough, MA | $137,000 | $117,000 | IV | H-1B | Oct 4, 2024 |
All roles at Marvell Semiconductor, Inc. →
Every job title this employer sponsors
Design Verification Principal Engineer across all employers →
Market rate for this role
Figures are base salary as filed with the US Department of Labor and exclude bonus and equity. SponsorWage does not provide immigration advice.