System-on-chip Design Engineering Manager salary at Intel Corporation
Based on 2 certified work-visa filings, the median filed wage is $237,567. That is 0% above the $237,567 median across all employers filing this title.
- Median
- $237,567
- 25th pct
- $217,157
- 75th pct
- $257,977
- 90th pct
- $270,223
- Filings
- 2
Individual filings
Certified determinations for this role
| Location | Wage | Prevailing | Level | Visa | Decided |
|---|---|---|---|---|---|
| Hillsboro, OR | $196,747 | $196,747 | IV | H-1B | Mar 31, 2025 |
| Santa Clara, CA | $278,387 | $278,387 | IV | H-1B | Feb 18, 2025 |
All roles at Intel Corporation →
Every job title this employer sponsors
System-on-chip Design Engineering Manager across all employers →
Market rate for this role
Figures are base salary as filed with the US Department of Labor and exclude bonus and equity. SponsorWage does not provide immigration advice.