Fpga Silicon Design Verification Engineer salary at Altera Corporation
Based on 4 certified work-visa filings, the median filed wage is $143,901. That is 0% above the $143,901 median across all employers filing this title.
Median
$143,901
25th pct
$131,957
75th pct
$151,895
90th pct
$151,895
Filings
4
$120,108$151,895
Individual filings
Certified determinations for this role
| Location | Wage | Prevailing | Level | Visa | Decided |
|---|---|---|---|---|---|
| Austin, TX | $135,907 | $135,907 | III | H-1B | Jul 28, 2025 |
| San Jose, CA | $120,108 | $120,108 | — | H-1B | Jun 25, 2025 |
| San Jose, CA | $151,895 | $151,895 | — | H-1B | May 15, 2025 |
| San Jose, CA | $151,895 | $151,895 | — | H-1B | Apr 30, 2025 |
All roles at Altera Corporation →
Every job title this employer sponsors
Fpga Silicon Design Verification Engineer across all employers →
Market rate for this role
Figures are base salary as filed with the US Department of Labor and exclude bonus and equity. SponsorWage does not provide immigration advice.