Principal Engineer, Design Verification salary at Marvell Semiconductor, Inc.
Based on 4 certified work-visa filings, the median filed wage is $208,781. That is 0% above the $208,781 median across all employers filing this title.
Median
$208,781
25th pct
$191,586
75th pct
$209,086
90th pct
$209,634
Filings
4
$165,336$210,000
Individual filings
Certified determinations for this role
| Location | Wage | Prevailing | Level | Visa | Decided |
|---|---|---|---|---|---|
| Santa Clara, CA | $210,000 | $204,901 | IV | H-1B | Apr 17, 2025 |
| Westborough, MA | $140,000 | $102,024 | III | H-1B | Apr 17, 2025 |
| Santa Clara, CA | $208,781 | $204,901 | IV | H-1B | Mar 27, 2025 |
| Santa Clara, CA | $208,781 | $204,901 | IV | H-1B | Mar 5, 2025 |
All roles at Marvell Semiconductor, Inc. →
Every job title this employer sponsors
Principal Engineer, Design Verification across all employers →
Market rate for this role
Figures are base salary as filed with the US Department of Labor and exclude bonus and equity. SponsorWage does not provide immigration advice.